JPH0411411Y2 - - Google Patents
Info
- Publication number
- JPH0411411Y2 JPH0411411Y2 JP1982105949U JP10594982U JPH0411411Y2 JP H0411411 Y2 JPH0411411 Y2 JP H0411411Y2 JP 1982105949 U JP1982105949 U JP 1982105949U JP 10594982 U JP10594982 U JP 10594982U JP H0411411 Y2 JPH0411411 Y2 JP H0411411Y2
- Authority
- JP
- Japan
- Prior art keywords
- output
- capacitor
- input terminal
- voltage
- pedestal level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Picture Signal Circuits (AREA)
- Television Receiver Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10594982U JPS5911566U (ja) | 1982-07-13 | 1982-07-13 | ペデスタル・レベル検出回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10594982U JPS5911566U (ja) | 1982-07-13 | 1982-07-13 | ペデスタル・レベル検出回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5911566U JPS5911566U (ja) | 1984-01-24 |
JPH0411411Y2 true JPH0411411Y2 (en]) | 1992-03-23 |
Family
ID=30248137
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10594982U Granted JPS5911566U (ja) | 1982-07-13 | 1982-07-13 | ペデスタル・レベル検出回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5911566U (en]) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53140342U (en]) * | 1977-04-13 | 1978-11-06 | ||
JPS5718803Y2 (en]) * | 1977-12-28 | 1982-04-20 |
-
1982
- 1982-07-13 JP JP10594982U patent/JPS5911566U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5911566U (ja) | 1984-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900013742A (ko) | 버스트 모드 디지탈 데이타 수신기 | |
US4539527A (en) | Noise reduction by linear interpolation using a dual function amplifier circuit | |
EP0302548A3 (en) | Circuit for generating a trapezoidal current waveform with matched rise and fall times | |
JPS58135121U (ja) | レベルシフト回路 | |
JPH0411411Y2 (en]) | ||
JPH054334Y2 (en]) | ||
JP2707461B2 (ja) | 波形整形回路 | |
EP0329104A3 (en) | Image signal processor with noise elimination circuit | |
US3980816A (en) | A.G.C. circuit for a video signal | |
JPS6223128Y2 (en]) | ||
JPS6190323U (en]) | ||
JPS54161305A (en) | Ac amplifying device | |
JPS642541Y2 (en]) | ||
JPS587725Y2 (ja) | パルス遅延回路 | |
KR830009703A (ko) | 신호 신장기 | |
JPS5587957A (en) | Voltage detection circuit | |
JPH0528814Y2 (en]) | ||
JPS6399611A (ja) | のこぎり波発生回路 | |
SU1670777A1 (ru) | Генератор пилообразного напр жени | |
JPS5531940A (en) | Frequency versus voltage conversion system | |
JPS6129729B2 (en]) | ||
JPS5929023B2 (ja) | 垂直同期分離回路 | |
JPS58155153U (ja) | 光受信機 | |
JPS6190311U (en]) | ||
JPS5814095B2 (ja) | 波形整形回路 |